Labs

Lab 7.3: Towards Arithmetic

Logg-O Help

Print
References

If we are to build a computer out of Logg-O-like circuits, we had better be able to do some computing with them - and we can! The circuits described below take an (admittedly small) step towards illustrating how logical1 gates2 can be combined to simulate arithmetic.

1pp. 160, 238–241, 311
2pp. 240–241, 242

  1. Use Logg-O to build one-bit half adder3 using AND, OR, and NOT gates, as described in figure 7.7 of your text. Test it using all possible combinations of inputs.

  2. Use Logg-O's "Save as..." button to save your circuit in a file named "halfadd.dat"

  3. Add to your half adder circuit the gates and connections necessary to implement a one-bit full adder, as depicted in figure 7.8 in your text. After testing your full adder, save it as "fulladd.dat".
3pp. 244, 248

Labs

MODULES:


Home Search Resources Objectives Feedback Order Form Credits

Copyright Notice
© 1998 PWS Publishing Company, All Rights Reserved.