SCLS174B - MARCH 1984 - REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**
- High-Current Outputs Drive up to 15 LSTTL Loads
- **Package Options Include Plastic** Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HCT240 are organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The SN54HCT240 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT240 is characterized for operation from -40°C to 85°C.

SN54HCT240 J OR W PACKAGE
SN74HCT240 DW OR N PACKAGE
(TOP VIEW)

1OE [1A1 [2Y4 [1A2 [2Y3] 1A3 [2Y2]	2 3 4 5 6 7	20 19 18 17 16 15 14	V <u>CC</u> 20E 1Y1 2A4 1Y2 2A3 2A3
1A4 [2Y1 [8 9	13 12] 2A2] 1Y4
GND [10	11] 2A1

SN54HCT240 ... FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each buffer/driver)

INPU	JTS	OUTPUT								
OE	Α	Y								
L	Н	L								
L	L	н								
Н	Х	Z								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated


SCLS174B - MARCH 1984 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	97°C/W
N package	67°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS174B - MARCH 1984 - REVISED MAY 1997

recommended operating conditions

			SN54HCT240			SN	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2			2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	0		0.8	0		0.8	V
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
tt	Input transition (rise and fall) time		0		500	0		500	ns
Τ _Α	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vee	Т	'A = 25°C	;	SN54H	CT240	SN74H	CT240	UNIT
PARAIWIETER	TEST CO	NDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vau	$V_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		V	
Voh	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} =6 mA	4.5 V	3.98	4.3		3.7		3.84		v
Vai		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	v
li li	VI = VCC or 0		5.5 V		±0.1	±100		±1000		±1000	nA
I _{OZ}	$V_{O} = V_{CC} \text{ or } 0,$	$V_I = V_{IH} \text{ or } V_{IL}$	5.5 V		±0.01	±0.5		±10		±5	μA
ICC	$V_I = V_{CC} \text{ or } 0,$	IO = 0	5.5 V			8		160		80	μΑ
∆ICC‡	One input at 0.5 V of Other inputs at 0 or		5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vee	Τį	₄ = 25°C	;	SN54H	CT240	SN74H	CT240	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
÷ .	А	×	4.5 V		13	25		37		32			
^t pd		A	I	5.5 V		12	23		33		29	ns	
+	ŌĒ		4.5 V		21	35		53		44	ns		
ten		ÛE		I	•	5.5 V		19	32		48		40
*		v	4.5 V		19	35		53		44	200		
¹ dis	^t dis OE		5.5 V		18	32		48		40	ns		
		V	4.5 V		8	12		18		15			
t		T T	5.5 V		7	11		16		14	ns		



SCLS174B - MARCH 1984 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	Τį	λ = 25°C	;	SN54H	CT240	SN74H	CT240	UNIT	
PARAMETER	(INPUT) (OUTPUT)	(INPUT)	(INPUT) (OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
+ .	А	Y	4.5 V		20	42		63		53	200	
^t pd	A		1		5.5 V		19	38		56		48
	OE	Y ·	4.5 V		25	52		79		65		
ten			5.5 V		22	47		71		59	ns	
		V	4.5 V		17	42		63		53		
tt		ř	5.5 V		14	38		57		48	ns	


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	No load	40	pF



SCLS174B - MARCH 1984 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. CL includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns, t_f = 6 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tp71 and tp7H are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated