DT's Research Page

From DftWiki

Jump to: navigation, search

Industry

D. Thiébaut is one of the five co-founders of Gemicer, which after changing its name to Connex Technology, has now adopted the current name of BrightScale.

D. Thiébaut is the holder with George Stefan of two patents, one of which (US Patent 6,760,821) the company is based on. Connex Technology/BrightScale is a fab-less start-up company conceived in April 2002, and funded by Adams Capital Management (www.acm.com) in April 2003.

More information on the history of the Connex Engine can be found here.

D. Thiébaut holds a Ph.D. in Electrical and Computer Engineering from the University of Massachusetts, at Amherst, MA, USA.

Patents and Invention Disclosures

  • Associative Memory Device, Gheorghe Stefan, Dominique Thiebaut, Dan Tomescu, United States Patent 7,069,386, granted June 27, 2006.
  • Memory engine for the inspection and manipulation of data, Gheorghe Stefan & Dominique Thiébaut, United States Patent 6,760,821, granted July 6, 2004 ([patent/USPatent6760821.htm cached]). Also issued as Patent #5227-0002WOKR (Korea).
  • A means for controlling the cache allocation of multiple disks in a shared disk cache, Joel Wolf, Harold Stone, and D. Thiébaut, IBM Invention Disclosure YO889-0493, Jun. 1989.
  • A means for limiting the cache-reload transient caused by interrupt programs. Harold Stone, and D. Thiebaut, IBM Invention Disclosure YO889-0515, Jun. 1989.


Selected Papers

Education


Algorithms


Cloud Computing


Data Visualization

  • Gan, J., and D. Thiebaut, Data Visualization of Agent-Based Modeling of Virus Spread, INFOCOMP 2017, June 25-29, 2017, Venice, Italy.


Connex Memory, Connex Engine



Parallel Programming with Transputers

  • Parallel Programming in C for the Transputer, D. Thiébaut
  • Randomized Routing for Message Passing Using Virtual Channels: Mitra, S, and D. Thiébaut, The Inebriated Router Algorithm, in proc. 1993 North American Transputer User Group Meeting Vancouver, B.C., Canada


Cache Memories and Coherence Protocols

  • Footprints in the cache, D. Thiébaut and H. Stone, ACM Trans. on Comp. Syst.
  • From the fractal dimension of the intermiss gaps to the cache miss-ratio, D. Thiébaut, IBM Journal of Research and Development
  • On the fractal dimension of computer programs and its application to the computation of the cache miss-ratio, D. Thiébaut, IEEE Transactions on Computers
  • Two economical directory schemes for large-scale cache coherent multiprocessors, Maa, Y. C., D. Pradhan, and D. Thiébaut, Computer Architecture News
  • Improving disk cache performance with partitioning, Thiébaut, D., H. S. Stone, and J. L. Wolf, IEEE Transactions on Computers
  • Synthetic traces for trace-driven simulation of cache memories, Theibaut, D., J. L. Wolf, and H. S. Stone, IEEE Trans. Computers
  • A Model of workloads and its ue in miss-rate prediction for fully associative caches, Singh, J. P., H. S. Stone, and D. Thiébaut, IEEE Transactions on Computers
  • fully associative caches, Singh, J. P., H. S. Stone, and D. Thiébaut, IEEE Transactions on Computers
  • Modeling live and dead lines in cache memory systems, Mendlson, A., D. Thiébaut, and D. Pradhan, IEEE Transactions on Computers
  • The hierarchical full-map directory scheme: Protocol and performance, Maa, Y. C., D. Pradhan, and D. Thiébaut, IEEE Transactions on Computers
  • On the fractal dimension of computer programs and its application to the prediction of the cache miss ratio, D. Thiébaut, Computer Measurement Group Trans.
  • Modeling of live lines and true sharing in multi-cache memory systems, Mendlson, A., D. Thiébaut, and D. Pradhan, in Proc. of the 1990 Int'l Conf. on Parallel Processing
  • A hierarchical directory scheme for large-scale cache-coherent multiprocessors, Maa, Y. C., D. K. Pradhan, and D. Thiébaut, 1992 Int'l Parallel Processing Symposium